Sr. DFT integration and scan lead

Job Details:

Job Description: 

SIFG is looking for DFT engineers to come and work on the latest server products DFT architecture and execution.  This requires technical engineers that can take product DFT requirements and translate them into architect, design, implement and a high-quality deliverable.  You will be actively engaged in the overall DFT execution and will be working tightly with our manufacturing, quality, and reliability teams.

We are looking for an SoC (System on Chip) DFT engineers with hands on experience and work on the server DF architecture will be an added advantage.

You will be responsible for, but not limited to:  

• Develops the logic design, register transfer level (RTL) coding, simulation, and provides DFT timing closure support as well as test content generation and delivery to manufacturing for various DFx content (including SCAN, MBIST, and BSCAN).
• Participates and collaborates in the definition of architecture and microarchitecture features of the block, subsystem, and SoC under DFT being designed (including TAP, SCAN, MBIST, BSCAN, proc monitors, in system test/BIST).
• Develops HVM content for rapid bring up and ramp to production on the automatic test equipment (ATE).
• Applies various strategies, tools, and methods to write and generate RTL and structural code to integrate DFT.
• Optimizes logic to qualify the design to meet power, performance, area, timing, test coverage, DPM, and test time/vector memory reduction goals as well as design integrity for physical implementation.
• Reviews the verification plan and drives verification of the DFT design to achieve desired architecture and microarchitecture specifications.
• Ensures design features are verified correctly and resolves and implements corrective measures for failing RTL tests to ensure correctness of features.
• Integrates DFT blocks into functional IP and SoC and supports SoC customers to ensure high-quality integration of the IP block.
• Collaborates with post silicon and manufacturing team to verify the feature on silicon, support debug requirements, and document all learnings and improvements requirement in design and validation.
• Drives high test coverage through structural and specific IP tests to achieve the quality and DPM objectives of the product and develops HVM content for rapid bring up and production on the ATE.

Qualifications:

Minimum Qualifications:

• Bachelor’s degree in Electrical Engineering, Electronics or related field, plus 9+ years of experience in leading design for test (DFT) integration and SCAN side
• OR Master’s Degree in Electrical Engineering, Electronics or related field related field plus 8+ years of experience in leading design for test (DFT) integration and SCAN side

Preferred Qualifications:

• Knowledge of DTEG flows and methodologies used for server and full understanding of Tessent flows.

Job Type:Experienced Hire

Shift:Shift 1 (United States of America)

Primary Location: US, Massachusetts, Beaver Brook

Additional Locations:US, California, Santa Clara, US, Texas, Austin

Business group:Xeon and Networking Engineering (XNE) focuses on the development and integration of XEON and Networking SOC's and critical IP's sustain Intels Xeon and 5G networking roadmap.

Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/A

Benefits:

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation.  Find more information about all of our Amazing Benefits here:

https://jobs.intel.com/en/benefits

Annual Salary Range for jobs which could be performed in the US:

$186,070.00-$262,680.00

Salary range dependent on a number of factors including location and experience.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.