NVIDIA Logo

NVIDIA

Senior Physical Design Methodology Engineer, PPA Improvement Technology Scaling

Job Posted 6 Days Ago Posted 6 Days Ago
Be an Early Applicant
2 Locations
Senior level
2 Locations
Senior level
Develop physical design methodologies for GPUs and SoCs. Responsibilities include PPA experiments, timing analysis, and automation scripting.
The summary above was generated by AI

NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities which are hard to solve, that only we can pursue, and that matter to the world. This is our life’s work, to amplify human inventiveness and intelligence.

NVIDIA is looking for best-in-class Senior Physical Design Methodology Engineer(s) - PPA Improvement Technology Scaling to join our outstanding Networking Silicon engineering team, developing the industry's best high speed communication devices, delivering the highest throughput and lowest latency! Come and take a part in crafting our groundbreaking and innovating chips, enjoy working in a meaningful, growing and professional environment where you make a significant impact in a technology-focused company.

What you will be doing:

  • Developing physical design methodologies for implementation of graphics processors and SOCs.

  • Key responsibility includes developing unique and creative solutions to the state of the art physical design problems that are needed for NVIDIA chips.

  • Participate in PPA experiments for testing and developing new technologies including running chip floorplan, power and clock distribution, chip assembly and P&R, timing analysis and closure, power and noise analysis and back-end verification across multiple projects.

  • Develop Automation to solve early design collaterals, for eg. developing scripts for analysis of new library cells, scripts for modifying design constraints for new technologies

What we need to see:

  • MS in Electrical or Computer Engineering (or equivalent experience)

  • Minimum 5 years’ experience in Physical Design Engineering

  • Familiar with aspects of chip design including Floor planning, Clock and Power distribution, Place and Route, Integration and Verification.

  • Strong background with hierarchical design approach, top-down design, budgeting, timing and physical convergence.

  • Familiar with various process related design issues including Design for Yield and Manufacturability, EM and IR closure and thermal management.

  • You'll need to have expertise and in-depth knowledge of industry standard EDA tools.

  • Proficiency in programming and scripting languages, such as, Perl, Python, and C++.

NVIDIA is widely considered to be the leader of AI computing, and one of the technology world’s most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. If you're creative and autonomous, we want to hear from you.

The base salary range is 168,000 USD - 310,500 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.

You will also be eligible for equity and benefits. NVIDIA accepts applications on an ongoing basis.

NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Top Skills

C++
Eda Tools
Perl
Python
HQ

NVIDIA Santa Clara, California, USA Office

2701 San Tomas Expressway, Santa Clara, CA, United States, Santa Clara

Similar Jobs

An Hour Ago
Hybrid
44 Locations
49K-116K Annually
Mid level
49K-116K Annually
Mid level
Artificial Intelligence • Professional Services • Business Intelligence • Consulting • Cybersecurity • Generative AI
The Automation Test Engineer will engage in mobile testing, automation framework development, and support Agile/Scrum processes while contributing to client projects.
Top Skills: C#JavaJavaScriptMicrofocus UftPythonSeleniumTricentis Tosca
An Hour Ago
Hybrid
Dallas, TX, USA
Junior
Junior
Digital Media • eCommerce • Gaming • Mobile • News + Entertainment
The Data Engineer will collaborate with the data team to enhance data architecture, improve reporting workflows, and ensure data quality across AWS and GCP environments.
Top Skills: AirflowAWSDatabricksGCPGitJenkinsLookerPythonSparkSQLSupersetTableauTalend
An Hour Ago
Remote
Hybrid
36 Locations
130K-300K Annually
Mid level
130K-300K Annually
Mid level
Artificial Intelligence • Cloud • Software • Cybersecurity
As a Software Engineer in the Event Platform Storage team, you'll build reliable, scalable storage solutions, focusing on distributed systems using Java, Go, and Rust.
Top Skills: C++CassandraElasticsearchGoJavaKafkaRedisRust

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
By clicking Apply you agree to share your profile information with the hiring company.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account