Microchip Technology Inc. Logo

Microchip Technology Inc.

Senior Engineer I-Software

Job Posted 24 Days Ago Posted 24 Days Ago
Be an Early Applicant
San Jose, CA
67K-163K Annually
Mid level
San Jose, CA
67K-163K Annually
Mid level
Responsible for developing placement and routing algorithms for FPGA designs, improving performance and tool runtime while conducting experiments and collaborating with other teams.
The summary above was generated by AI

Are you looking for a unique opportunity to be a part of something great? Want to join a 20,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology, Inc.

People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it’s won us countless awards for diversity and workplace excellence.

Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.

Visit our careers page to see what exciting opportunities and company perks await!

Job Description:

Microchip Technology Inc. has a Senior Software Engineer (FPGA) opening based in San Jose, California. The successful candidate will be responsible for developing new placement and routing algorithms.  In this role, you will be working within the Physical Design team of other software engineers delivering high-performance place and route software.  Our placement and routing tools are distributed commercially to a wide range of customers and are used internally for the exploration of new FPGA architectures.  We research and implement sophisticated approaches for solving gigantic problems – like finding high-quality placements for millions of movable modules, or routing circuits whose graph representations contain hundreds of millions of edges.  To do this, we draw from a variety of computer science domains including Machine learning, Graph Neural Network, Numerical optimization, Linear programming, Boolean satisfiability, Stochastic search, Graph theory, Traffic routing, and Computational geometry.  You will work closely with other FPGA Software Engineering teams to help deliver a comprehensive software suite for designing Microchip’s FPGAs and managing the entire design flow from entry, to synthesis, through place-and-route, timing, power analysis, and simulation. 

Responsibilities:

  • Develop state-of-the-art FPGA CAD algorithms to improve circuit performance, power, and tool runtime
  • Execute methodical, scientific experiments to validate the extent of algorithmic improvements
  • Perform design reviews, unit testing, and code reviews
  • Own and maintain code modules
  • Study literature in the CAD industry and contribute to research discussions

Requirements/Qualifications:

Minimum Qualifications:

  • BS, MS or PhD in CS/EE or related field
  • 3+ years (1+ with MS) of Software Engineering experience preferably working with FPGA’s
  • Strong knowledge and ability in C++, as well as a deep understanding of algorithms and data structures

Preferred Qualifications:

  • Exposure to placement, routing, and/or synthesis algorithms for FPGAs or ASICs
  • Familiarity with artificial intelligence, linear and non-linear optimization, compiler theory
  • Exposure to parallel programming techniques, like TBB
  • Experience with source code management systems (ClearCase, Git, SVN, Perforce)
  • Experience with shell scripting languages (Perl, Python, Bash, TCL)
  • Comfortable with large-scale software development in a Linux environment

Travel Time:

0% - 25%

Physical Attributes:

Feeling, Handling, Hearing, Seeing, Talking, Works Alone, Works Around Others

Physical Requirements:

80% sitting, 10% standing, 10% walking, 100% indoors; Usual business hours

Pay Range:

We offer a total compensation package that ranks among the best in the industry. It consists of competitive base pay, restricted stock units, and quarterly bonus payments. In addition to these components, our package includes health benefits that begin day one, retirement savings plans, and an industry leading ESPP program with a 2 year look back feature. Find more information about all our benefits at the link below:

Benefits of working at Microchip

The annual base salary range for this position, which could be performed in California, is $66,560 - $163,000.*

*Range is dependent on numerous factors including job location, skills and experience.

Microchip Technology Inc is an equal opportunity/affirmative action employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law.
For more information on applicable equal employment regulations, please refer to the EEO is the Law Poster and the EEO is the Law Poster Supplement. Please also refer to the Pay Transparency Policy Statement.

Top Skills

Bash
Boolean Satisfiability
C++
Computational Geometry
Fpga
Graph Neural Network
Graph Theory
Linear Programming
Linux
Machine Learning
Numerical Optimization
Perl
Python
Stochastic Search
Tbb
Tcl
Traffic Routing

Microchip Technology Inc. San Jose, California, USA Office

San Jose, CA, United States

Similar Jobs

7 Days Ago
Easy Apply
Hybrid
San Francisco, CA, USA
Easy Apply
Mid level
Mid level
Cloud • Software
As a Machine Learning Engineer, develop and optimize algorithms for real-time anomaly detection, collaborate with engineers, and create large-scale AI/ML pipelines.
Top Skills: AIFlinkKafkaMlPythonPyTorchSklearnTensorFlowXgboost
14 Days Ago
Easy Apply
Hybrid
San Francisco, CA, USA
Easy Apply
Senior level
Senior level
Artificial Intelligence • Healthtech • Telehealth
The Senior Software Engineer will lead high-impact product initiatives, collaborate across teams, manage project timelines, and enhance engineering practices, focusing on mental health technology.
Top Skills: AIHealthcare TechnologiesMlSaaS
5 Days Ago
Long Beach, CA, USA
130K-180K Annually
Senior level
130K-180K Annually
Senior level
Aerospace
As a Senior Flight Software Engineer, you will develop software for space systems, collaborating on design, testing, and ensuring functionality in orbit.
Top Skills: CC++Embedded LinuxReal Time Operating Systems (Rtos)

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
By clicking Apply you agree to share your profile information with the hiring company.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account