Eliyan Corporation Logo

Eliyan Corporation

Senior Design Verification Engineer

Job Posted 14 Days Ago Posted 14 Days Ago
Be an Early Applicant
7 Locations
Senior level
7 Locations
Senior level
The role involves developing verification plans and test environments for Ethernet IPs, maintaining regression environments, and collaborating with design teams to ensure quality and compliance with standards.
The summary above was generated by AI

Join the leading chiplet startup!  As an Eliyan digital verification engineer, you will be working at a fast-paced early-stage startup creating technologies that fuel tomorrow’s chiplet based systems with best-in-class power, area, manufacturability, and design flexibility.  You will be developing state-of-the-art testbenches and unit/chip level test cases for best-in-class PHYs and Controllers.  You will work with a cross-functional team of experts that operate from first principles, innovate and push the envelope to create high-volume and high-performance manufacturable products.  We offer a fun work environment with excellent benefits. MUST BE WILLING TO WORK ONSITE - M-F

Key Responsibilities

  • Develop and execute verification plans for Ethernet PCS/PMA IPs for various speeds (100/200/400/800G)
  • Create and maintain SystemVerilog/UVM-based verification environments
  • Write and debug SystemVerilog/UVM compliant test cases for block and chip level
  • Maintain a regression environment for enabling design CI/CD pipelines
  • Collaborate with design engineers to ensure design quality with continuous micro-architecture, test-plan, and coverage reviews
  • Develop, maintain, and track various test plan items and progress towards RTL freeze
  • Stay up to date with industry trends, emerging technologies and progress in standards’ bodies
  • Ensure IP compliance with Ethernet standards (IEEE 802.3)
  • Integration 3rd party VIPs and coordinate feature/bug tracking requests
  • Create, improve, maintain DPI based FW simulation environments
  • Create, improve, maintain GLS environments for functional and power simulations

Qualifications

  • Bachelors or Masters or Ph.D in Electrical Engineering and related fields, or equivalent
  • 8+ years of experience in verification of serial transmission protocols and products (preferably in retimer, gearbox, Ethernet PMA/PCS logic)
  • Strong expertise in UVM, test environment and assertion coding with SystemVerilog
  • Proficiency in 3rd party tools for regression management and coverage analysis
  • Knowledge of Ethernet 802.3 standards’ clauses related to 100G/200G/400G/800G, Auto-Negotiation and Link Training
  • Strong bias for innovations across all aspects of digital verification including automation of mundane activities and methods for quality improvement
  • Experience in verifying 3rd party mixed signal IPs as well as integration of VIPs
  • Proven track record of being part of a start-up like environment
  • Knowledge of DRAM Controllers/PHYs and HBM Memory a plus

Top Skills

Ci/Cd Pipelines
Dpi
Ethernet
Systemverilog
Uvm

Eliyan Corporation Santa Clara, California, USA Office

Santa Clara, California, United States

Similar Jobs

15 Days Ago
Toronto, ON, CAN
80K-120K
Senior level
80K-120K
Senior level
Artificial Intelligence • Hardware • Machine Learning • Software • Semiconductor
As a Design Verification Engineer, you will collaborate with digital design teams to implement UVM testbenches, conduct AMS verification, and ensure design integrity through rigorous testing and model development.
Top Skills: ModelsimPythonQuestaSystemverilogUvmVcsXcelium
17 Days Ago
Ottawa, ON, CAN
Senior level
Senior level
3D Printing • Marketing Tech • Design
The Senior FPGA Design/Verification Engineer will develop and verify optical telecommunication products, including FPGA design, verification plans, and lab validation, while mentoring junior engineers.
Top Skills: Verilog,Systemverilog,Amd(Xilinx),Altera,Constrained Random Verification,Systemverilog Assertions,Uvm,Pcie,Ddr,Axi,Vhdl,C,Csh,Tcl,Python,Perl
17 Days Ago
2 Locations
Expert/Leader
Expert/Leader
Semiconductor
Lead verification of complex SoCs; develop verification environments, test plans, and tools; debug failures and collaborate with designers.
Top Skills: ArmRisc-VSystem VerilogUvmVmm

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
By clicking Apply you agree to share your profile information with the hiring company.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account