quadric.io Logo

quadric.io

Senior Design Verification Engineer

Job Posted 11 Days Ago Reposted 11 Days Ago
Be an Early Applicant
Burlingame, CA
Senior level
Burlingame, CA
Senior level
Architect and develop test benches for GPNPU processors, collaborate with teams, implement test benches, and track verification progress using metrics.
The summary above was generated by AI

Description

Quadric has created an innovative general purpose neural processing unit (GPNPU) architecture. Quadric's co-optimized software and hardware is targeted to run neural network (NN) inference workloads in a wide variety of edge and endpoint devices, ranging from battery operated smart-sensor systems to high-performance automotive or autonomous vehicle systems. Unlike other NPUs or neural network accelerators in the industry today that can only accelerate a portion of a machine learning graph, the Quadric GPNPU executes both NN graph code and conventional C++ DSP and control code.

If making an impact and having a seat at the table is important to you, this is the opportunity for you. Join our small, rapidly-growing team at Quadric to develop supercomputer technology designed for the Edge. In this position you will be a core member of our hardware team, reporting to the CTO and will have an opportunity to grow in the company of expert technologists who also happen to be good people you’ll want to spend time with.

  • Architect, and develop from scratch, a novel set of test benches for a new generation of GPNPU processors
  • Collaborate with architects, HW & SW designers to document verification test plans
  • Implement testbenches using commercial VIPs and/or internal SW utilities
  • Develop directed/random drivers, assembly or C++ programs to efficiently test the design
  • Use coverage metrics to track and communicate progress on verification
Requirements
  • At least 5 years of experience in design verification for CPU or GPUs.
  • Deep knowledge of leading verification methodologies for CPU or GPU designs.
  • Expertise in either UVM or C/C++ based CPU or GPU verification.
  • Experience in assembly programming and scripting languages like Python.
Benefits
  • Provide competitive salaries and meaningful equity
  • Provide catered lunches, commuter benefits & solid choice of healthcare plans
  • Provide a politics-free community for the brilliant minds who want to make an immediate impact
  • Provide an opportunity for you to build long term career relationships
  • Foster an environment that allows for lasting personal relationships alongside professional ones

Founded in 2016 and based in downtown Burlingame, California, Quadric is building the world’s first supercomputer designed for the real-time needs of edge devices. Quadric aims to empower developers in every industry with superpowers to create tomorrow’s technology, today. The company was co-founded by technologists from MIT and Carnegie Mellon, who were previously the technical co-founders of the Bitcoin computing company 21.

Quadric is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, religion, sex, national origin, sexual orientation, age, citizenship, marital status, or disability.

Top Skills

C++
Python
Uvm
HQ

quadric.io Burlingame, California, USA Office

Burlingame, CA, United States, 94010

Similar Jobs

10 Days Ago
Hybrid
San Diego, CA, USA
95K-162K Annually
Mid level
95K-162K Annually
Mid level
Aerospace • Hardware • Information Technology • Security • Software • Cybersecurity • Defense
As a Senior Design Verification Engineer, develop verification environments and test plans for FPGA systems, enhancing methods and tools for Electronic Warfare applications.
Top Skills: Systemverilog,Uvm,Vhdl,Fpgas,Ovm,Perl,Python,C++,Java,Git,Jira,Bitbucket,Matlab,Simulink
3 Days Ago
San Jose, CA, USA
181K-289K Annually
Senior level
181K-289K Annually
Senior level
Semiconductor
The role involves defining verification strategies, verifying AI accelerator modules, creating test benches in UVM, and collaborating with development teams on verification requirements.
Top Skills: C++PerlPythonSystemverilogUvm
4 Days Ago
Remote
Mountain View, CA, USA
Senior level
Senior level
Artificial Intelligence • Machine Learning • Semiconductor
The Senior ASIC Design Verification Engineer will verify LPU hardware features, develop verification environments, optimize verification flows, and support silicon bring-up while collaborating with cross-functional teams.
Top Skills: AsicPerlPythonSystemverilogUvm

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
By clicking Apply you agree to share your profile information with the hiring company.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account