Ciena Logo

Ciena

Senior ASIC Verification Engineer

Job Posted 18 Days Ago Posted 18 Days Ago
Be an Early Applicant
Remote
2 Locations
142K-252K Annually
Senior level
Remote
2 Locations
142K-252K Annually
Senior level
As a Senior ASIC Verification Engineer, you'll develop test benches for FPGAs and ASICs, assist in debugging RTL, and participate in verification models and coverage analysis.
The summary above was generated by AI

Ciena is committed to our people-first philosophy. Our teams enjoy a culture focused on prioritizing a personalized and flexible work environment that empowers an individual’s passions, growth, wellbeing and belonging. We’re a technology company that leads with our humanity—driving our business priorities alongside meaningful social, community, and societal impact.

How You Will Contribute:
Reporting to Sr. Manager ASIC Engineering, as a Senior ASIC Verification Engineer, you will:

  • Develop test benches and tests for FPGAs and ASICs.

  • Assist in root-causing RTL bugs.

  • Develop verification models. 

  • Draft detailed test plans.

  • Partaking in test plan and coverage analysis of the block and SOC-level verification.

The Must Haves:

  • Bachelor / Master or PhD degree in Electrical Engineering coupled with proven experience in ASIC development with Verilog.

  • Experience with ASIC design verification, synthesis, timing/power analysis and DFT.

  • Minimum 5 years of work experience is required in ASIC Verification, including proficiency in UVM and System Verilog.

  • Experience with modern SoC design architectures, ARM/MiPs type processor cores, Ethernet, Networking, and Data Communications.

  • Strong debug and lab experience.

Assets:

  • Knowledge of high-performance and low-power design techniques.

  • Knowledge of FPGA and emulation platforms. Knowledge of SOC architecture.

  • Knowledge of assertion-based formal verification.

  • Proficient with a scripting language like Perl.

Pay Range:

The annual pay range for this position is $141,700 - $226,300.
The annual pay range for this position in California is $157,900 - 252,200.

#LI-BH

Pay ranges at Ciena are designed to accommodate variations in knowledge, skills, experience, market conditions, and locations, reflecting our diverse products, industries, and lines of business. Please note that the pay range information provided in this posting pertains specifically to the primary location, which is the top location listed in case multiple locations are available.

Non-Sales employees may be eligible for a discretionary incentive bonus, while Sales employees may be eligible for a sales commission. In addition to competitive compensation, Ciena offers a comprehensive benefits package, including medical, dental, and vision plans, participation in 401(K) (USA) & DCPP (Canada) with company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company-paid holidays, paid sick leave, and vacation time. We also comply with all applicable laws regarding Paid Family Leave and other leaves of absence.

Not ready to apply? Join our Talent Community to get relevant job alerts straight to your inbox.
At Ciena, we are committed to building and fostering an environment in which our employees feel respected, valued, and heard.  Ciena values the diversity of its workforce and respects its employees as individuals. We do not tolerate any form of discrimination.

Ciena is an Equal Opportunity Employer, including disability and protected veteran status.

If contacted in relation to a job opportunity, please advise Ciena of any accommodation measures you may require.

Top Skills

Arm
Asic
Fpga
Mips
Perl
System Verilog
Uvm
Verilog

Ciena San Jose, California, USA Office

3939 N 1st St, San Jose, CA, United States, 95134

Similar Jobs

7 Days Ago
Remote
Mountain View, CA, USA
Senior level
Senior level
Artificial Intelligence • Machine Learning • Semiconductor
The Senior ASIC Design Verification Engineer will verify LPU hardware features, develop verification environments, optimize verification flows, and support silicon bring-up while collaborating with cross-functional teams.
Top Skills: AsicPerlPythonSystemverilogUvm
7 Days Ago
Remote
United States
Senior level
Senior level
Industrial • Manufacturing
The Senior ASIC Design Verification Engineer oversees digital SoC verification, collaborating with teams to validate advanced automotive communication semiconductors, ensuring quality and integrity in a remote role.
Top Skills: Verilog,System Verilog,Uvm,Python,Tcl,C/C++
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Responsible for verifying high-speed coherent interconnect designs, developing verification infrastructure, collaborating with teams to ensure design correctness, and mentoring junior engineers.
Top Skills: C++ChiCxlDebussyGdbPcieSystem VerilogUvmVcs

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
By clicking Apply you agree to share your profile information with the hiring company.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account