Tarana Wireless, Inc. Logo

Tarana Wireless, Inc.

Senior ASIC Design Engineer

Job Posted 3 Days Ago Reposted 3 Days Ago
Be an Early Applicant
Milpitas, CA
130K-210K Annually
Senior level
Milpitas, CA
130K-210K Annually
Senior level
The Senior ASIC Engineer designs complex ASICs for wireless products, focusing on digital subsystems, verification, and integration. Responsibilities include RTL design, writing documentation, and collaborating with teams.
The summary above was generated by AI

This position will challenge you! The Senior ASIC Engineer will work on complex ASIC designs for our point to multipoint wireless products.

  • Architecture and micro-architecture of digital subsystems
  • RTL design of digital circuits using Verilog
  • Frontend design development and integration of large ASIC designs including: Integration of Processors, Bus, Memory, and Interface IPs
  • Chip level integration and verification
  • RTL design and integration of large functional blocks in the modem - Development, assessment and refinement of RTL design to target power, performance, area and timing goals
  • Write design documents including detailed interface descriptions and design descriptions
  • Work with Verification Engineers to develop specifications and test plans. Ensure robust design and complete coverage
  • Work with Emulation teams to test the design on various emulation platforms
  • Work with Software and Systems teams on system verification and system integration
  • Writing test cases and test benches to verify functionality of designs


Required Skills & Experience:

  • BSEE required/MSEE preferred
  • 5-12 years of experience in SoC design
  • Experience with Synthesis, Lint, CDC and other standard ASIC development tools
  • Proficient in Verilog and C
  • Working knowledge of scripting languages such as Python
  • Excellent communication skills

Preferred Skills: 

  • Design or integration of ARM, MIPS, Risc-V, ARC or other processors
  • Design or integration of DDR controllers
  • Knowledge or experience with Digital Signal Processing, or Channel Coding.
  • Knowledge of wireless protocols such as 802.11a/b/g/n/ac or hands-on experience with LTE/4G/5G
  • Knowledge or experience with Ethernet packet processing
  • Experience with embedded software development
  • Experience with emulation platforms 
  • Experience with post silicon bringup

The salary range for this position is: $130,000 to $210,000

Compensation will be determined based on several factors including, but not limited to: skill set, years of experience and the employee’s geographic location.

Tarana provides competitive benefits to employees in this role including: Medical, dental and vision benefits, 401K match, flexible time off and stock option.    

Top Skills

Asic Development Tools
C
Python
Verilog
HQ

Tarana Wireless, Inc. Milpitas, California, USA Office

590 Alder Dr, Milpitas, California, United States, 95035

Similar Jobs

3 Days Ago
Santa Clara, CA, USA
Senior level
Senior level
Artificial Intelligence • Machine Learning
Develop and optimize low-power digital designs for ASICs and SoCs, ensuring timing closure and conducting post-silicon validation while collaborating with cross-functional teams.
Top Skills: Verilog,Systemverilog,Eda Tools,Genus,Tempus,Dc,Primetime,Conformal Lec,Tcl,Perl,Python
3 Days Ago
Saratoga, CA, USA
140K-200K Annually
Senior level
140K-200K Annually
Senior level
Other
Design and verify ARM-based SoC solutions, optimize DSP algorithms, and collaborate on wireless modem IP development. Mentor junior engineers and analyze performance.
Top Skills: ArmAsicCadenceDspEthernetMatlabMentor GraphicsPciePerlPythonRtlSynopsysUsbVerilogVhdl
5 Days Ago
Irvine, CA, USA
Senior level
Senior level
Aerospace • Other
The engineer will design, analyze, and implement ASICs/FPGA solutions for Starlink projects, ensuring performance and reliability in space infrastructure.
Top Skills: Verilog,Systemverilog,Fpgas,Asics,Eda Tools,Python,Perl

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
By clicking Apply you agree to share your profile information with the hiring company.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account