Ethernovia Logo

Ethernovia

Senior ASIC (Front-End) Design Engineer

Job Posted 4 Days Ago Reposted 4 Days Ago
Be an Early Applicant
San Jose, CA
180K-230K
Senior level
San Jose, CA
180K-230K
Senior level
Responsible for all aspects of digital SoC design, collaborating with engineers to develop advanced automotive communication semiconductors and systems. Requires extensive experience in ASIC RTL design and strong digital design knowledge.
The summary above was generated by AI

About Ethernovia, Inc.

Ethernovia is fundamentally changing how cars of the future are built by unifying in-vehicle networks into an end-to-end Ethernet system. Founded in 2018, we’re inventing the future of automobile’s communication! We are transforming automobiles’ communication network to enable the autonomous driving, electrical vehicle (EV) and software defined revolutions. Our breakthrough compute, communication, and software virtualization ushers in a new era of car connectivity and capabilities. We bring together, accelerate, and unify the car’s cameras/sensors, compute, and outside world to enable new advanced driver assistance features and services.

Ethernovia's co-founders are serial technology entrepreneurs with multiple prior successful ventures together. We are well-funded and backed by some of the worlds’ leading technology investors, having secured $64m in Series A funding. (Ethernovia Raises $64 Million to Accelerate the Revolution of Vehicle Networks | Business Wire). Our financial backers include Porsche SE, Qualcomm, AMD, and Western Digital

Exciting news announced January 2024: Our CEO Ramin Shirani Named MotorTrend Software-Defined Vehicle Innovator Awards Winner (ethernovia.com) 

September 2023: Continental and Ethernovia Announce Partnership to Develop Automotive Switch in 7nm
 - Ethernovia

Connected Car News: Helios, Continental, Ethernovia, Avanci, BMW, Mapbox, Porsche, SEMA, Honda, UltraSense, Flex Logix, Diodes Inc., Garmin, Toyota & Caruso | auto connected car news

With talented employees on 4 continents, we have filed > 50 patents to date.

Join Ethernovia’s team to make a lasting impact on the future of mobility. Come share in our success with pre-IPO shares, competitive compensation, and great benefits while growing your knowledge and career with world class talent. We are looking for talented engineers and leaders who have an entrepreneurial spirit and want to drive their design from concept to silicon to their next car.

Senior ASIC Front-End Design Engineer

Summary:

  • As a Senior ASIC Front-End Design Engineer, you will be responsible for all aspects of digital SoC design, from micro-architecture specification, RTL, verification, synthesis, lint, CDC, LEC, and static timing analysis to deliver a design meeting target power, performance, and area goals.
  • Work with system architects, software, hardware, and verification engineers to plan, architect, design, implement, and deliver advanced automotive communication semiconductors and systems.
  • You will be on the leading edge of the development and definition of advanced, high-performance custom silicon that embodies functions from a wide range of protocols, algorithms, and applications.
  • Expected to flesh out product definitions with precise specifications of: an ASIC's internal and external interactions, data flow, processing algorithms across a number of disciplines, resource management, and software interfaces.
  • You will be a trusted self-starter who can work with very little guidance or oversight.
  • This position is located in: San Jose, CA (Hybrid)

Key Qualifications:

  • BS and/or MS in Electrical Engineering, Computer Science, or related field
  • Minimum 10+ years of ASIC RTL design and/or architecture experience
  • Proven track record with the development of complex SoCs
  • Strong understanding of digital design fundamentals and methodologies
  • In-depth knowledge of Verilog/System Verilog and simulation tools.
  • Self-motivated and able to work effectively both independently and in a team

Additional Success Factors:

Experience in any of the following areas:

  • Networking (Ethernet MAC, PHY, Switching, TCP/IP, security, PCIe and other industry standard protocols)
  • Video standards, protocols, processing
  • Digital signal processing filters
  • IP integration (SerDes, controllers, processors, etc.)
  • Perl, TCL, C/C++, Make

Personal Skills:

  • Excellent communication/documentation skills.
  • Attention to details.
  • Collaboration across multidisciplinary and international teams.

What You Can Expect From Ethernovia:

  • Technology depth and breadth expansion that can’t be found in a large company
  • Opportunity to grow your career as the company grows
  • Pre IPO stock options
  • Cutting edge technology
  • World class team
  • Competitive base salary
  • Flexible hours
  • Medical, dental and vision insurance for employees
  • Flexible vacation time to promote a healthy work-life balance
  • Paid parental leave to support you and your family

Salary Range:

  • The actual offered base salary for U.S. locations will vary depending on factors such as work location, individual qualifications, specializations, experience, skills, job-related knowledge, and internal equity. We would not anticipate that the individual hired into this role will be at or near the top half of the range provided, but the decision will be dependent on the factors of each individual case. The annual salary range for this position is $180,000 - $230,000. The compensation package will also include incentive compensation in the form of pre-IPO ISO options, in addition to base salary and a full range of medical and other benefits.

#LI-Hybrid

Top Skills

Asic
C/C++
Ethernet Mac
Pcie
Perl
Phy
Rtl
System Verilog
Tcl
Tcp/Ip
Verilog
HQ

Ethernovia San Jose, California, USA Office

2050 Ringwood Ave, San Jose, California , United States, 95131

Similar Jobs

16 Days Ago
Milpitas, CA, USA
Senior level
Senior level
Information Technology • Consulting
The role involves supporting customer designs throughout ASIC execution phases, ensuring performance requirements are met, and collaborating with teams to achieve project milestones.
Top Skills: Amba BusAsicCdcFpgaLintSocSystem Verilog
30 Minutes Ago
Easy Apply
Hybrid
San Francisco, CA, USA
Easy Apply
229K-264K
Senior level
229K-264K
Senior level
Cloud • Software
Lead a team to design and maintain AI/ML pipelines, evaluate models, and build frameworks using advanced machine learning techniques.
Top Skills: PythonPyTorchSklearnTensorFlowXgboost
45 Minutes Ago
Remote
Hybrid
8 Locations
95K-168K Annually
Mid level
95K-168K Annually
Mid level
eCommerce • Fintech • Hardware • Payments • Software • Financial Services
The Marketing Technology Solution Architect will manage and execute automated, data-driven marketing programs, translating business requirements into technical solutions. Responsibilities include designing marketing technology solutions, developing new campaigns, maintaining workflows, and providing QA testing support.

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
By clicking Apply you agree to share your profile information with the hiring company.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account