E-SPACE Logo

E-SPACE

Senior Analog IC Layout Design Engineer

Job Posted 12 Days Ago Reposted 12 Days Ago
Be an Early Applicant
In-Office
Saratoga, CA
150K-200K
Senior level
In-Office
Saratoga, CA
150K-200K
Senior level
Design and optimize layouts for analog and mixed-signal ICs, collaborating with engineers, ensuring manufacturability and performance metrics are achieved.
The summary above was generated by AI
Ready to make connectivity from space universally accessible, secure and actionable? Then you’ve come to the right place!

E-Space is bridging Earth and space to enable hyper-scaled deployments of Internet of Things (IoT) solutions and services. We are building a highly-advanced low Earth orbit (LEO) space system that will fundamentally change the design, economics, manufacturing and service delivery associated with traditional satellite and terrestrial IoT systems.

We’re intentional, we’re unapologetically curious and we’re 100% committed to innovate space-based communications and deliver actionable intelligence that will expand global economies, protect space and our planet and enhance our overall quality of life.

We are looking for a highly skilled Senior Analog IC Layout Design Engineer to join our dynamic team. The ideal candidate will have extensive experience in designing and optimizing the layout of analog and mixed-signal integrated circuits (ICs). You will work closely with circuit design engineers to translate schematics into high-performance, manufacturable layouts, ensuring adherence to design rules and specifications.

What you will do:

  • Perform full custom analog and mixed-signal IC layout design, including floor planning, placement, and routing of circuits such as amplifiers, data converters, voltage regulators, and RF components
  • Collaborate closely with circuit design engineers to understand design specifications and ensure high-performance layout implementations
  • Optimize layouts for performance metrics such as area, power, noise, parasitics, and matching
  • Perform DRC (Design Rule Check), LVS (Layout Versus Schematic), and parasitic extraction using industry-standard tools (e.g., Cadence Virtuoso, Mentor Graphics Calibre)
  • Conduct peer reviews of layout work, provide feedback, and mentor junior layout engineers
  • Work with process and foundry engineers to understand and integrate process limitations and requirements into the layout design
  • Ensure designs meet manufacturability standards and participate in post-layout simulation and validation
  • Develop and maintain layout methodologies and documentation for efficient and consistent design practices

What you bring to this role:

  • 7+ years of experience in custom analog IC layout design
  • Strong proficiency in using CAD tools for layout design (e.g., Cadence Virtuoso, Mentor Graphics Calibre, Synopsys IC Compiler, etc.)
  • Extensive experience with analog layout techniques for minimizing noise, matching, and parasitic effects
  • Deep understanding of semiconductor process technologies and design rules
  • Proven track record of successful tape-outs of complex analog/mixed-signal ICs
  • Excellent attention to detail and a methodical approach to design and validation
  • Strong communication skills and ability to work effectively in cross-functional teams

Bonus points for the following:

  • Bachelor’s or Master’s degree in Electrical Engineering, Microelectronics, or a related field
  • Experience with RF IC layout design
  • Familiarity with scripting (e.g., Skill, Python) to automate layout tasks and improve productivity
  • Knowledge of advanced nodes (e.g., 28nm, 14nm) and associated layout challenges

This is a full time, exempt position, based out of our Saratoga office.  The target base pay for this position is $150,000 - $200,000 annually.  The total compensation packaged will be determined by various factors such as your relevant job-related knowledge, skills, and experience. 
 
We are redefining how satellites are designed, manufactured and used—so we’re looking for candidates with passion, deep knowledge and direct experience on LEO satellite component development, design and in-orbit activities. If that’s your experience – then we’ll be immediately wow-ed.
 
E-Space is not currently able to provide employment sponsorship for candidates who do not hold work authorization for the location of this role.  

Why E-Space is right for you:

As a member of our team, you will play a crucial role in driving our success.  Our team members have a strong sense of dedication and responsibility; this includes a strong commitment to our mission to create an entirely new suite of global capabilities to improve lives, business efficiencies and build a smarter planet. This means that there will be times when extra hours, including nights and weekends, may be needed to meet critical deadlines and mission goals.  In return, we offer a dynamic work environment with opportunities for professional growth and development and the chance to make a meaningful impact in a high-growth industry.  

We want you to make the most of your journey at E-Space. That’s why we support and invest in the physical, emotional and financial well-being of our team members and their families. Some of what you can expect when working at E-Space:

• An opportunity to really make a difference
• Sustainability at our core
• Fair and honest workplace
• Innovative thinking is encouraged
• Competitive salaries
• Continuous learning and development
• Health and wellness care options
• Financial solutions for the future
• Optional legal services (US only)
• Paid holidays
• Paid time off

Top Skills

Cadence Virtuoso
Mentor Graphics Calibre
Python
Skill
Synopsys Ic Compiler
HQ

E-SPACE Los Gatos, California, USA Office

449 N Santa Cruz Ave, Los Gatos, CA, United States, 95030

Similar Jobs

45 Minutes Ago
In-Office
San Francisco, CA, USA
205K-320K
Senior level
205K-320K
Senior level
Artificial Intelligence • Fintech • Payments • Financial Services • Generative AI
Lead the engineering team to build stablecoin infrastructure, integrating blockchain and financial systems while ensuring secure and scalable architecture.
Top Skills: BlockchainC#C++Fx SystemsJavaKotlinPythonRust
48 Minutes Ago
Hybrid
64 Locations
155K-410K Annually
Senior level
155K-410K Annually
Senior level
Artificial Intelligence • Professional Services • Business Intelligence • Consulting • Cybersecurity • Generative AI
Lead delivery of managed AI and ML services, drive business growth, maintain executive relations, oversee multiple projects, and promote team collaboration.
Top Skills: AICloudMlObservability Tools
48 Minutes Ago
Hybrid
12 Locations
77K-202K Annually
Mid level
77K-202K Annually
Mid level
Artificial Intelligence • Professional Services • Business Intelligence • Consulting • Cybersecurity • Generative AI
Develop and enhance machine learning models, mentor juniors, maintain standards, and build client relationships while navigating complex situations.
Top Skills: Agent SdkAgentforceAgentspaceAutogenAzure AiClaudeCopilot StudioGeminiGenerative AiLangchainLangflowLlamaindexMachine LearningOpenaiPalantir FoundryReact

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
By clicking Apply you agree to share your profile information with the hiring company.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account