Waymo Logo

Waymo

Physical Design Lead

Job Posted 4 Days Ago Posted 4 Days Ago
Be an Early Applicant
Mountain View, CA
281K-356K Annually
Senior level
Mountain View, CA
281K-356K Annually
Senior level
Lead custom silicon partnerships, audit partner PD flows, manage implementation, review tape-out approvals, and guide a team of PD experts.
The summary above was generated by AI

Waymo is an autonomous driving technology company with the mission to be the most trusted driver. Since its start as the Google Self-Driving Car Project in 2009, Waymo has focused on building the Waymo Driver—The World's Most Experienced Driver™—to improve access to mobility while saving thousands of lives now lost to traffic crashes. The Waymo Driver powers Waymo One, a fully autonomous ride-hailing service, and can also be applied to a range of vehicle platforms and product use cases. The Waymo Driver has provided over one million rider-only trips, enabled by its experience autonomously driving tens of millions of miles on public roads and tens of billions in simulation across 13+ U.S. states.

Waymo's Compute Team is tasked with a critical and exciting mission: We deliver the compute platform responsible for running the fully autonomous vehicle's software stack. To achieve our mission, we architect and create high-performance custom silicon; we develop system-level compute architectures that push the boundaries of performance, power, and latency; and we collaborate closely with many other teammates to ensure we design and optimize hardware and software for maximum performance. We are a multidisciplinary team seeking curious and talented teammates to work on one of the world's highest performance automotive compute platforms.

In this hybrid role, you will be reporting to the Head of Compute.

You will:

  • Structure and drive custom silicon partnerships
  • Audit and collaborate with partners to optimize their PD flows and methodologies
  • Work closely with internal, program management, and external teams to ensure PD implementation meets design performance and schedule goals, including adjacent areas such as DFT, power, and reliability
  • Review all final PD, timing, electrical, etc. sign-off for tape-out approval
  • Escalate program risks or resource gaps
  • Manage a small internal team of PD experts

You have:

  • Strong team management, leadership, and communication skills, with experience coordinating internal and external activities
  • 5+ years of experience leading physical design of high performance SoCs or ASICs
  • Expert knowledge and hands-on experience of the entire backend and adjacent flows, including synthesis, P&R, clocking, timing closure, floor plan, power and IO planning
  • Experience in designing digital logic and/or Design For Testability (DFT) structures in System Verilog or equivalent

We prefer:

  • Track record of successfully driving custom / semi-custom silicon engagements with external partners
  • Experience with automotive silicon quality, reliability, and safety requirements and processes
  • Mixed signal design and characterization
  • Experience drafting and negotiating technical portions of contracts and SoWs
  • Familiar with chiplet or multi-chip packaging

The expected base salary range for this full-time position across US locations is listed below. Actual starting pay will be based on job-related factors, including exact work location, experience, relevant training and education, and skill level. Your recruiter can share more about the specific salary range for the role location or, if the role can be performed remote, the specific salary range for your preferred location, during the hiring process. 

Waymo employees are also eligible to participate in Waymo’s discretionary annual bonus program, equity incentive plan, and generous Company benefits program, subject to eligibility requirements. 

Salary Range

$281,000$356,000 USD

Top Skills

Asic
Dft
Digital Logic
System Verilog

Waymo Mountain View, California, USA Office

1600 Amphitheatre Pkwy, Mountain View, CA, United States, 94043

Similar Jobs

10 Days Ago
4 Locations
161K-228K Annually
Senior level
161K-228K Annually
Senior level
Artificial Intelligence • Cloud • Information Technology • Software • Semiconductor
The Physical Design SoC Clock Lead develops clock architectures, guides design teams, and ensures optimization of clocking techniques for performance and power efficiency.
Top Skills: Clock Domain CrossingGdsJitter AnalysisPerlPower IntegrityPythonRtlSignal IntegrityStatic Timing AnalysisTcl
24 Days Ago
5 Locations
161K-228K Annually
Mid level
161K-228K Annually
Mid level
Artificial Intelligence • Cloud • Information Technology • Software • Semiconductor
Lead the physical design verification for low power in Xeon projects, ensuring correct implementation of power domains and optimization of design parameters while mentoring team members.
Top Skills: AnsysCadenceMentorPerlSynopsysTcl
An Hour Ago
San Francisco, CA, USA
Senior level
Senior level
Artificial Intelligence • Enterprise Web • Software • Business Intelligence • Generative AI • Big Data Analytics
The Tech Lead will oversee technical execution, mentor engineers, manage projects, and ensure product scalability and security, collaborating across teams to meet business goals.
Top Skills: AWSGCPPythonReactSQL

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
By clicking Apply you agree to share your profile information with the hiring company.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account