SiFive Logo

SiFive

Director Physical design

Job Posted 18 Days Ago Posted 18 Days Ago
Be an Early Applicant
Santa Clara, CA
218K-266K Annually
Senior level
Santa Clara, CA
218K-266K Annually
Senior level
Lead the physical design implementation of RISC-V IPs, ensure performance goals, automate design flows, and enhance customer experience.
The summary above was generated by AI

About SiFive

As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications in the world. SiFive’s unrivaled compute platforms are continuing to enable leading technology companies around the world to innovate, optimize and deliver the most advanced solutions of tomorrow across every market segment of chip design, including artificial intelligence, machine learning, automotive, data center, mobile, and consumer. With SiFive, the future of RISC-V has no limits.

At SiFive, we are always excited to connect with talented individuals, who are just as passionate about driving innovation and changing the world as we are.  

Our constant innovation and ongoing success is down to our amazing teams of incredibly talented people, who collaborate and support each other to come up with truly groundbreaking ideas and solutions.  Solutions that will have a huge impact on people's lives; making the world a better place, one processor at a time. 

Are you ready?  

To learn more about SiFive’s phenomenal success and to see why we have won the GSA’s prestigious Most Respected Private Company Award (for the fourth time!), check out our website and Glassdoor pages.

Job Description:

 

Responsibilities 

  • Implementing and optimizing our broad portfolio of RISC-V IPs from RTL to GDSII.

  • Closing ambitious performance, power, and area (PPA) goals at block and/or CPU level.

  • Collaborating with the microarchitecture and RTL teams to optimize PPA trade offs.

  • Contributing to physical implementation flow development to drive best-in-class automation and PPA.

  • Debug and resolve physical design issues of SiFive's RISC-V IPs for pre- and post-sales customers

  • Improve and enhance the customer experience of physical design implementation using foundation flows of major EDA vendors

  • Generate high quality PPA (Power, Performance and Area) collaterals for broad portfolio of SiFive CPU IP and participate in PPA benchmarking for customer designs

  • Work closely with the RM (Release Management) team to ensure the physical design quality of the different designs delivered to customers and drive necessary automation around it 

  • Automate the generation, data extraction/analysis and management of PPA collaterals

  • Collaborate with physical design flow development teams to drive best-in-class automation and PPA

  • Work closely with EDA vendors to develop out of box solutions

Requirements

  • 10+ years of physical implementation experience with multiple tape outs in a wide range of technologies; Experience with CPU implementation and advanced process nodes is strongly preferred

  • Expertise in aggressive PPA optimization through physical design techniques

  • Understanding of logic design, CPU subsystem, FUSA architecture is a strong plus

  • Working experience on a customer-facing role is strongly preferred

  • Experience in one or more aspects of PD such as sign-off (PnR, timing), physical verification, IR/EM is strongly preferred 

  • Expertise on creating large scale automation to support variety of customers and internal teams is strongly preferred

  • Attention to detail and a focus on high-quality deliverable 

  • Ability to work well with others and a belief that engineering is a team sport.

Pay & Benefits

Consistent with SiFive values and applicable law, we provide the following information to promote pay transparency and equity. We have a market-based pay structure which varies by location.  Please note that the base pay range is a guideline, and our compensation range reflects the cost of labor in the U.S. geographic market based on the location of the role. Pay within these ranges varies and depends on job-related knowledge, skills, and relevant work experience. 

For candidates who receive and offer, the starting salary will vary based on various factors including, but not limited to, such qualifications as, skill level, competencies, and work location.  The range provided may represent a candidate range and may not reflect the full range for an individual tenured employee.

Base Pay Range

$217,800.00-$266,200.00

In addition to base pay, this role may be eligible for variable/ incentive compensation and/ or equity.  In addition, this role is eligible for a comprehensive, competitive benefits package which may include healthcare and retirement plans, paid time off, and more! 

Additional Information:

This position requires a successful background and reference checks and satisfactory proof of your right to work in

United States of America

Any offer of employment for this position is also contingent on the Company verifying that you are a authorized for access to export-controlled technology under applicable export control laws or, if you are not already authorized, our ability to successfully obtain any necessary export license(s) or other approvals.

SiFive is an equal opportunity employer. We celebrate diversity and are committed to creating an inclusive environment for all employees.

California residents: please see our job candidate notice for more information on how we handle your personal information and your privacy rights: Privacy Policy Document.

Top Skills

Eda Vendors
Gdsii
Physical Design Techniques
Ppa Optimization
Risc-V
Rtl
HQ

SiFive San Mateo, California, USA Office

1875 S Grant St, San Mateo, CA, United States, 94402

Similar Jobs

19 Days Ago
San Jose, CA, USA
158K-293K Annually
Senior level
158K-293K Annually
Senior level
Cloud • Hardware • Software • Semiconductor
Lead a team to provide technical support in backend digital design, guiding customers using Cadence technologies, and enhancing tools for design goals.
Top Skills: Cadence ToolsEda ProductsIc Digital ImplementationPerlPythonTcl
45 Minutes Ago
Hybrid
San Diego, CA, USA
127K-215K Annually
Senior level
127K-215K Annually
Senior level
Artificial Intelligence • Cloud • HR Tech • Information Technology • Productivity • Software • Automation
The Senior Systems Engineer will develop software tools for infrastructure deployment, support customer growth, and implement AI solutions within the organization.
Top Skills: AICloud InfrastructureDockerKubernetesLinuxOpenstackPuppetPythonTerraform
45 Minutes Ago
Hybrid
San Diego, CA, USA
111K-172K Annually
Mid level
111K-172K Annually
Mid level
Artificial Intelligence • Cloud • HR Tech • Information Technology • Productivity • Software • Automation
The role involves building software tools for automating infrastructure deployment, collaborating with teams, and applying AI to improve processes.
Top Skills: DockerKubernetesLinuxOpenstackPuppetPythonTerraform

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
By clicking Apply you agree to share your profile information with the hiring company.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account