MatX Logo

MatX

ASIC/SOC Silicon Physical Design Engineer

Job Posted 9 Days Ago Reposted 9 Days Ago
Be an Early Applicant
Mountain View, CA
Senior level
Mountain View, CA
Senior level
The role involves developing scalable silicon physical designs, coordinating with multiple teams, and ensuring performance, power, and area results from RTL to GDSII.
The summary above was generated by AI

MatX's mission is to make the world’s best AI models run as efficiently as allowed by physics, bringing the world years ahead in AI quality and availability. MatX is seeking silicon physical design engineers to join our team as we create best-in-class silicon for high-performance and sustainable GenAI. Silicon Physical Design Engineers will be responsible for developing performant and functionally correct silicon for MatX products across compute, memory management, high-speed connectivity, and other key technologies in leading-edge process nodes.

Responsibilities include:

  • Contribute to MatX’s Physical Design methodology to achieve a scalable solution across block, subsystem, and fullchip designs from RTL to GDSII
  • Own entire subsystems or subsets and/or chip-level Physical Design deliverables including but not limited to: construction (partitioning, floorplanning, synthesis, place & route, clocking) and sign-off (equivalency, extraction, timing, power estimation, EMIR, physical verification)
  • Plan and drive intermediate and sign-off reviews. Report execution progress towards various silicon milestones including design freeze and tapeout
  • Work closely with the Design, DFT, and other Physical Design co-owners of the subsystem/block in question to deliver best-in-class Performance-Power-Area results

Requirements:

  • Bachelor of Science in Electrical Engineering or equivalent
  • Minimum 8 years of industry experience in ASIC Physical Design
  • Great interpersonal and communication skills
  • Strong proficiency in programming languages such as Perl, Python, and TCL
  • Expertise driving Physical Design construction and sign-off for blocks, subsystems, and/or fullchip from early RTL to production silicon
  • Experience collaborating with Design, Verification, and DFT teams to structure, partition, and optimize designs for PPA through sign-off

Preferred Experience:

  • 8 years of industry experience in ASIC Physical Design
  • Experience working with third-party Design Services partners

Compensation

  • The US base salary for this full-time position is $120,000 - $400,000 + equity

Benefits

  • Commuter stipend available for employees within 60 minutes of the office
  • 401(k) with contribution matching
  • Health, vision, and dental insurance
  • Life and AD&D insurance

As part of our dedication to the diversity of our team and our focus on creating an inviting and inclusive work experience, MatX is committed to a policy of Equal Employment Opportunity and will not discriminate against an applicant or employee on the basis of race, color, religion, creed, national origin or ancestry, sex, gender, gender identity, gender expression, sexual orientation, age, physical or mental disability, medical condition, marital/domestic partner status, military and veteran status, genetic information or any other legally recognized protected basis under federal, state or local laws, regulations or ordinances.

All candidates must be authorized to work in the United States and work from our offices in Mountain View Tuesdays-Thursdays.

This position requires access to information that is subject to U.S. export controls. This offer of employment is contingent upon the applicants capacity to perform job functions in compliance with U.S. export control laws without obtaining a license from U.S. export control authorities.


MatX does not accept unsolicited resumes from individual recruiters or third-party recruiting agencies in response to job postings. No fee will be paid to third parties who submit unsolicited candidates directly to our hiring managers or People team and any resumes submitted are deemed to be the property of MatX.

Top Skills

Perl
Python
Tcl
HQ

MatX Mountain View, California, USA Office

Mountain View, CA, United States

Similar Jobs

12 Days Ago
Sunnyvale, CA, USA
Senior level
Senior level
Aerospace • Other
Develop cutting-edge silicon for space and ground infrastructures, focusing on physical design, technical problem-solving, and collaboration with teams to enhance Starlink's capabilities.
Top Skills: AsicCmosCsh/BashEda ToolsFinfetMakefilePerlPythonTcl
12 Days Ago
Sunnyvale, CA, USA
Junior
Junior
Aerospace • Other
Develop cutting-edge ASICs for Starlink, focusing on physical design, verification, and collaboration with cross-functional teams to overcome design challenges.
Top Skills: AsicBashCmosEda ToolsFinfetMakefilePerlPythonRtl2GdsiiTcl
53 Minutes Ago
Hybrid
42 Locations
83K-198K Annually
Senior level
83K-198K Annually
Senior level
Artificial Intelligence • Professional Services • Business Intelligence • Consulting • Cybersecurity • Generative AI
The role involves managing test data operations, mentoring teams, strategizing client service delivery, and ensuring compliance with standards.
Top Skills: Database Management SystemsDelphixInformatica TdmPythonSnowflakeTalendTest Data Management Tool

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
By clicking Apply you agree to share your profile information with the hiring company.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account